Datasheet4U Logo Datasheet4U.com

DM74LS03 - Quad 2-Input NAND Gates

General Description

This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH)

Key Features

  • Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Alternate Military Aerospace device (54LS03) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6344.
  • 1.

📥 Download Datasheet

Full PDF Text Transcription for DM74LS03 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74LS03. For precise diagrams, and layout, please refer to the original PDF.

54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs Genera...

View more extracted text
03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH) Features Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pul