Datasheet4U Logo Datasheet4U.com

DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negat

📥 Download Datasheet

Full PDF Text Transcription for DM74LS107A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DM74LS107A. For precise diagrams, and layout, please refer to the original PDF.

DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs June 1989 DM54LS107A DM74LS107A Dual Negative-EdgeTrig...

View more extracted text
mentary Outputs June 1989 DM54LS107A DM74LS107A Dual Negative-EdgeTriggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse The data on the J and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times

More Datasheets from National Semiconductor (now Texas Instruments)

Part Number Description
DM74LS10 Triple 3-Input NAND Gates
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops
DM74LS11 Triple 3-Input AND Gates
DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS
DM74LS125A Quad TRI-STATE Buffers
DM74LS132 NAND Gates
DM74LS138 Decoders/Demultiplexers
DM74LS139 Decoders/Demultiplexers
DM74LS14 HEX Inverters
DM74LS151 Data Selector/Multiplexer