QS5919T Overview
The QS5919T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: Careful layout and design ensure < 350ps skew between the Q0-Q4, and Q/2 outputs.