Datasheet4U Logo Datasheet4U.com

IS61NVVP25672 - (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM

General Description

® Byte Write Control Single R/W (Read/Write) control pin Clock controlled, registered address, data and control Interleaved or linear burst sequence control using MODE input Power Down mode Common data inputs and data outputs CKE pin to

Key Features

  • 100 percent bus utilization.
  • No wait cycles between Read and Write.
  • Internal self-timed write cycle www. DataSheet4U. com.
  • Individual ISSI.

📥 Download Datasheet

More Datasheets from ISSI (now Infineon)

Part Number Description
IS61NVVP102418B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVVP51232B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVVP51236 (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM
IS61NVVP51236B 18Mb STATE BUS SYNCHRONOUS SRAM
IS61NVF102436A 36Mb STATE BUS SRAM
IS61NVF12836A (IS61NVFxxxxxA) STATE BUS SRAM
IS61NVF204818A 36Mb STATE BUS SRAM
IS61NVF25618A (IS61NVFxxxxxA) STATE BUS SRAM
IS61NVF25636A (IS61NVFxxxxxA) STATE BUS SRAM
IS61NVF25672 STATE BUS SRAM

Full PDF Text Transcription for IS61NVVP25672 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for IS61NVVP25672. For precise diagrams, tables, and layout, please refer to the original PDF.

IS61NVVP25672 IS61NVVP51236 256K x 72 and 512K x 36, 18Mb PIPELINE 'NO WAIT' STATE BUS SRAM FEATURES • 100 percent bus utilization • No wait cycles between Read and Write...

View more extracted text
• 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle www.DataSheet4U.com • Individual ISSI ADVANCE INFORMATION JULY 2002 DESCRIPTION ® Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MODE input • Power Down mode • Common data inputs and data outputs • CKE pin to enable clock and suspend operation • JEDEC 119-ball PBGA (x36) and 209-ball (x72) PBGA packages • Single +1.