Datasheet4U Logo Datasheet4U.com

9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux

Description

The 9DMU0131 is a member of IDT's SOC-Friendly 1.5V Ultra-Low-Power (ULP) PCIe Gen1-2-3 family.

The output has an OE# pin for optimal system control and power management.

The part provides asynchronous or glitch-free switching modes.

Features

  • 1.
  • Low-Power (LP) HCSL DIF pair Key Specifications.
  • DIF additive cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet Details

Part number 9DMU0131
Manufacturer IDT
File Size 105.94 KB
Description 2:1 1.5V PCIe Gen1-2-3 Clock Mux
Datasheet download datasheet 9DMU0131 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9DMU0131 2:1 1.5V PCIe Gen1-2-3 Clock Mux Renesas
9DMU0141 2:1 1.5V PCIe Gen1-2-3 Clock Mux Renesas
9DML0441 2:4 3.3V PCIe Gen1-5 Clock Mux Renesas
9DML0451 2:4 3.3V PCIe Gen1-5 Clock Mux Renesas
9DML2855 2:8 PCIe Gen1-5 Clock Multiplexer Renesas

Other Datasheets by IDT

Part Number Description
9DMU0141 2:1 1.5V PCIe Gen1-2-3 Clock Mux
9DMU0431 2:4 1.5V PCIe Gen1-2-3 Clock Mux
9DMU0441 2:4 1.5V PCIe Gen1-2-3 Clock Mux
9DML04 2:4 3.3V PCIe Clock Mux
9DML0441 2:4 3.3V PCIe Clock Mux

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2:1 1.5V PCIe Gen1-2-3 Clock Mux 9DMU0131 DATASHEET General Description The 9DMU0131 is a member of IDT's SOC-Friendly 1.5V Ultra-Low-Power (ULP) PCIe Gen1-2-3 family. The output has an OE# pin for optimal system control and power management. The part provides asynchronous or glitch-free switching modes. Recommended Application 2:1 1.5V PCIe Gen1-2-3 Clock Mux Output Features • 1 – Low-Power (LP) HCSL DIF pair Key Specifications • DIF additive cycle-to-cycle jitter <5ps • DIF phase jitter is PCIe Gen1-2-3 compliant • 125MHz additive phase jitter 535fs rms typical (12kHz to 20MHz) Features/Benefits • LP-HCSL output; saves 2 resistors compared to standard HCSL output • 1.
Published: |