Datasheet4U Logo Datasheet4U.com

9DML04 - 2:4 3.3V PCIe Clock Mux

Datasheet Summary

Description

The 9DML04 devices are 3.3V members of IDT's Full-Featured PCIe family.

The 9DML04 supports PCIe Gen1-4 Common Clocked (CC), Separate Reference no Spread (SRnS), and Separate Reference Independent Spread (SRIS) architectures.

Features

  • 4.
  • 1~200 MHz Low-Power HCSL (LP-HCSL) DIF pairs.
  • 9DML0441 default ZOUT = 100.
  • 9DML0451 default ZOUT = 85.
  • 9DML04P1 factory programmable defaults Key Specifications.
  • PCIe Gen1-2-3-4 CC compliant.
  • PCIe Gen2-3 SRIS compliant.
  • DIF additive cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet preview – 9DML04

Datasheet Details

Part number 9DML04
Manufacturer IDT
File Size 291.40 KB
Description 2:4 3.3V PCIe Clock Mux
Datasheet download datasheet 9DML04 Datasheet
Additional preview pages of the 9DML04 datasheet.

📁 Similar Datasheet

  • 9DML0441 - 2:4 3.3V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DML0451 - 2:4 3.3V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DML2855 - 2:8 PCIe Gen1-5 Clock Multiplexer (Renesas)
  • 9DML4493A - 4:4 Clock MUX (Renesas)
  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DMV0131B - 2:1 1.8V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-5 Clock Mux (Renesas)
Other Datasheets by IDT
  • 9DML0441 - 2:4 3.3V PCIe Clock Mux
  • 9DML0451 - 2:4 3.3V PCIe Clock Mux
  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0431 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0441 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-4 Clock Mux

Full PDF Text Transcription

Click to expand full text
2:4 3.3V PCIe Clock Mux 9DML04 Description The 9DML04 devices are 3.3V members of IDT's Full-Featured PCIe family. The 9DML04 supports PCIe Gen1-4 Common Clocked (CC), Separate Reference no Spread (SRnS), and Separate Reference Independent Spread (SRIS) architectures. The part provides a choice of asynchronous and glitch-free switching modes, and offers a choice of integrated output terminations providing direct connection to 85 or 100 transmission lines. The 9DML04P1 can be factory programmed with a user-defined power up default SMBus configuration.
Published: |