Datasheet4U Logo Datasheet4U.com

9DMU0431 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux

Datasheet Summary

Description

The 9DMU0431 is a member of IDT's SOC-Friendly 1.5V Ultra-Low-Power (ULP) PCIe Gen1-2-3 family.

Each of the 4 outputs has its own dedicated OE# pin for optimal system control and power management.

The part provides asynchronous and glitch-free switching modes.

Features

  • 4.
  • Low-Power (LP) HCSL DIF pair Key Specifications.
  • DIF additive cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet preview – 9DMU0431

Datasheet Details

Part number 9DMU0431
Manufacturer IDT
File Size 108.41 KB
Description 2:4 1.5V PCIe Gen1-2-3 Clock Mux
Datasheet download datasheet 9DMU0431 Datasheet
Additional preview pages of the 9DMU0431 datasheet.

📁 Similar Datasheet

  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DML0441 - 2:4 3.3V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DML0451 - 2:4 3.3V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DML2855 - 2:8 PCIe Gen1-5 Clock Multiplexer (Renesas)
  • 9DML4493A - 4:4 Clock MUX (Renesas)
  • 9DMV0131B - 2:1 1.8V PCIe Gen1-5 Clock Mux (Renesas)
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux (Renesas)
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-5 Clock Mux (Renesas)
Other Datasheets by IDT
  • 9DMU0441 - 2:4 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0131 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DMU0141 - 2:1 1.5V PCIe Gen1-2-3 Clock Mux
  • 9DML04 - 2:4 3.3V PCIe Clock Mux
  • 9DML0441 - 2:4 3.3V PCIe Clock Mux
  • 9DML0451 - 2:4 3.3V PCIe Clock Mux
  • 9DMV0141 - 2:1 1.8V PCIe Gen1-2-3 Clock Mux
  • 9DMV0141B - 2:1 1.8V PCIe Gen1-4 Clock Mux

Full PDF Text Transcription

Click to expand full text
2:4 1.5V PCIe Gen1-2-3 Clock Mux 9DMU0431 DATASHEET General Description The 9DMU0431 is a member of IDT's SOC-Friendly 1.5V Ultra-Low-Power (ULP) PCIe Gen1-2-3 family. Each of the 4 outputs has its own dedicated OE# pin for optimal system control and power management. The part provides asynchronous and glitch-free switching modes. Recommended Application 2:4 PCIe Gen1-2-3 clock multiplexer Output Features • 4 – Low-Power (LP) HCSL DIF pair Key Specifications • DIF additive cycle-to-cycle jitter <5ps • DIF phase jitter is PCIe Gen1-2-3 compliant • Additive phase jitter @ 125MHz: 535fs rms typical (12kHz to 20MHz) • DIF output-to-output skew <50ps Features/Benefits • LP-HCSL outputs; save 8 resistors compared to standard HCSL outputs • 1.
Published: |