DMP1011UCB9 mosfet equivalent, p-channel mosfet.
* LD-MOS Technology with the Lowest Figure of Merit: -RDS(ON) = 8.2mΩ to Minimize On-State Losses -Qg = 8.1nC for Ultra-Fast Switching
* VGS(th) = -0.8V Typ. for .
* DC-DC Converters
* Battery Management
* Load Switch
Mechanical Data
* Case: U-WLB1515-9
* Termina.
This 3rd generation Lateral MOSFET (LD-MOS) is engineered to minimize on-state losses and switch ultra-fast, making it ideal for high-efficiency power transfer. It uses Chip-Scale Package (CSP) to increase power density by combining low thermal imped.
Image gallery
TAGS