DMP1007UCB9 mosfet equivalent, p-channel mosfet.
* LD-MOS Technology with the Lowest Figure of Merit:
* RDS(ON) = 5.7mΩ to Minimize On-State Losses
* Qg = 8.2nC for Ultra-Fast Switching
* VGS(TH) = -0.6V.
* DC-DC Converters
* Battery Management
* Load Switch
Features
* LD-MOS Technology with the Lowest Figu.
This 3rd generation Lateral MOSFET (LD-MOS) is engineered to minimize on-state losses and switch ultra-fast, making it ideal for high efficiency power transfer. It uses Chip-Scale Package (CSP) to increase power density by combining low thermal imped.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 502.69KB)