P3P4GF4BLF sdram equivalent, 4g bits die ddriii sdram.
* Double-data-rate architecture: two data transfers per clock cycle
* The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
*.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 2.19MB)