Datasheet Details
| Part number | CY7C1387D |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 1.96 MB |
| Description | 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM |
| Datasheet |
|
|
|
|
This page provides the datasheet information for the CY7C1387D, a member of the CY7C1386D 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM family.
The CY7C1386D/CY7C1387D SRAM integrates 512K × 36/1M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.
All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK).
| Part number | CY7C1387D |
|---|---|
| Manufacturer | Cypress (now Infineon) |
| File Size | 1.96 MB |
| Description | 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM |
| Datasheet |
|
|
|
|