Datasheet4U Logo Datasheet4U.com

CY7C1378C - 9-Mbit (256K x 32) Pipelined SRAM

Description

The CY7C1378C is a 3.3V, 256K x 32 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states.

Features

  • Pin-compatible and functionally equivalent to ZBT® devices.
  • Internally self-timed output buffer control to eliminate the need to use OE.
  • Byte Write capability.
  • 256K x 32 common I/O architecture.
  • Single 3.3V power supply (VDD).
  • Fast clock-to-output times.
  • 2.8 ns (for 250-MHz device).
  • Clock Enable (CEN) pin to suspend operation.
  • Synchronous self-timed writes.
  • Asynchronous Output Enable (OE).
  • Availab.

📥 Download Datasheet

Datasheet preview – CY7C1378C

Datasheet Details

Part number CY7C1378C
Manufacturer Cypress Semiconductor
File Size 350.24 KB
Description 9-Mbit (256K x 32) Pipelined SRAM
Datasheet download datasheet CY7C1378C Datasheet
Additional preview pages of the CY7C1378C datasheet.

📁 Similar Datasheet

  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM (Cypress)
  • CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1372CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1372D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1373C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1378B - 9-Mbit (256K x 32) Pipelined SRAM
  • CY7C1370B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM
  • CY7C1370DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
  • CY7C1370KV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
  • CY7C1370KV33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
  • CY7C1370KVE33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM
  • CY7C1371B - (CY7C1371B / CY7C1373B) 512K x 36/1M x 18 Flow-Thru SRAM
  • CY7C1371D - 18-Mbit (512 K x 36/1 M x 18) Flow-Through SRAM

Full PDF Text Transcription

Click to expand full text
CY7C1378C 9-Mbit (256K x 32) Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT® devices • Internally self-timed output buffer control to eliminate the need to use OE • Byte Write capability • 256K x 32 common I/O architecture • Single 3.3V power supply (VDD) • Fast clock-to-output times — 2.8 ns (for 250-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • Asynchronous Output Enable (OE) • Available in JEDEC-standard lead-free 100-Pin TQFP package • Burst Capability—linear or interleaved burst order • “ZZ” Sleep mode option Functional Description[1] The CY7C1378C is a 3.
Published: |