CY7C1352 sram equivalent, 256k x18 pipelined sram.
* Pin compatible and functionally equivalent to ZBT™ devices MCM63Z818 and MT55L256L18P
* Supports 143-MHz bus operations with zero wait states — Data is transfer.
The CY7C1352 is a 3.3V 256K by 18 synchronous-pipelined Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1352 is equipped with the advanced No Bus Latency™ (No.
Image gallery
TAGS
Download (Size : 213.45KB)