Datasheet4U Logo Datasheet4U.com

CY7C1353G - 4-Mbit (256K x 18) Flow-Through SRAM

Description

The CY7C1353G is a 3.3 V, 256K × 18 synchronous flow-through burst SRAM designed specifically to suppo

Features

  • Supports up to 100-MHz bus operations with zero wait states.
  • Data is transferred on every clock.
  • Pin compatible and functionally equivalent to ZBT™ devices.
  • Internally self timed output buffer control to eliminate the need to use OE.
  • Registered inputs for flow-through operation.
  • Byte write capability.
  • 256K × 18 common I/O architecture.
  • 2.5 V/3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 8.0 ns (for 100-MHz device).
  • Clock enable.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY7C131AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C131E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136AE 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C136E 1K/2K x 8 Dual-Port Static RAM Cypress
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture Cypress

Other Datasheets by Cypress (Infineon)

Part Number Description
CY7C1353 256Kx18 Flow-Through SRAM
CY7C135 4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM
CY7C1350G 4-Mbit (128K x 36) Pipelined SRAM
CY7C1351 128Kx36 Flow-Through SRAM
CY7C1351F 4-Mb (128K x 36) Flow-through SRAM

Full PDF Text Transcription

Click to expand full text
CY7C1353G 4-Mbit (256K × 18) Flow-Through SRAM with NoBL™ Architecture 4-Mbit (256K × 18) Flow-Through SRAM with NoBL™ Architecture Features ■ Supports up to 100-MHz bus operations with zero wait states ❐ Data is transferred on every clock ■ Pin compatible and functionally equivalent to ZBT™ devices ■ Internally self timed output buffer control to eliminate the need to use OE ■ Registered inputs for flow-through operation ■ Byte write capability ■ 256K × 18 common I/O architecture ■ 2.5 V/3.3 V I/O power supply (VDDQ) ■ Fast clock-to-output times ❐ 8.
Published: |