logo

CY7C1371C Datasheet Cypress

Download Datasheet
File Size : 791.68KB · CY7C1371C Avg. rating / M : star-15

Features and Benefits


• No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
• Can support up to 133-MHz bus operations with zero wait states — Data is transferred on every clock
• Pin .

CY7C1371C CY7C1371C CY7C1371C
TAGS
18-Mbit
512K
Flow-Through
SRAM
with
NoBL
Architecture
CY7C1371B
CY7C1371C
CY7C1371D
Cypress

Stock and Price

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy