Datasheet4U Logo Datasheet4U.com

SN74LVC74A-Q1 - Dual Positive-Edge-Triggered D-Type Flip-Flops

Description

The SN74LVC74A-Q1 dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

Features

  • 1.
  • Qualified for Automotive.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC74A-EP Dual Positive-Edge-Triggered D-Type Flip-Flops
SN74LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops
SN74LVC00A Quadruple 2-Input Positive-NAND Gate
SN74LVC00A-EP Quadruple 2-Input Positive-NAND Gate
SN74LVC00A-Q1 Quadruple 2-Input Positive-NAND Gate

Full PDF Text Transcription

Click to expand full text
SN74LVC74A-Q1 www.ti.com ...................................................................................................................................................... SCES481C – AUGUST 2003 – REVISED APRIL 2008 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET FEATURES 1 • Qualified for Automotive Applications • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) • Operates From 2 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 5.2 ns at 3.3 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.
Published: |