Datasheet4U Logo Datasheet4U.com

SN74LVC2G125 - Dual Bus Buffer Gate

Description

The SN74LVC2G125 device is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCC operation.

Features

  • 1 ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model.
  • 1000-V Charged-Device Model.
  • Available in the Texas Instruments NanoFree™ Package.
  • Supports 5-V VCC Operation.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 4.3 ns at 3.3 V.
  • Low Power Consumption, 10-µA Max ICC.
  • ±24-mA Output Drive at 3.3 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Unders.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LVC2G125-Q1 Dual Bus Buffer Gate
SN74LVC2G126 Dual Bus Buffer Gate
SN74LVC2G126-EP Dual Bus Buffer Gate
SN74LVC2G132 Dual 2-Input NAND Gate
SN74LVC2G14 Dual Schmitt-Trigger Inverter

Full PDF Text Transcription

Click to expand full text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74LVC2G125 SCES204Q – APRIL 1999 – REVISED MARCH 2017 SN74LVC2G125 Dual Bus Buffer Gate With 3-State Outputs 1 Features •1 ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model – 1000-V Charged-Device Model • Available in the Texas Instruments NanoFree™ Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V • Max tpd of 4.3 ns at 3.3 V • Low Power Consumption, 10-µA Max ICC • ±24-mA Output Drive at 3.3 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.
Published: |