Datasheet4U Logo Datasheet4U.com

SN74LV138A - 3-Line to 8-Line Decoders or Demultiplexers

Description

The SN74LV138A device is 3-line to 8-line decoders/ demultiplexers designed for 2 V to 5.5 V VCC operation.

The conditions at the binary-select inputs (A0, A1, A2) and the three enable inputs (G2, G0, G1) select one of eight output lines.

Features

  • VCC operation of 2 V to 5.5 V.
  • Maximum tpd of 9.5 ns at 5 V.
  • Typical VOLP (output ground bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support mixed-mode voltage operation on all ports.
  • Ioff supports partial-power-down mode operation.
  • Latch-up performance exceeds 250 mA per JESD 17 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER
SN74LV132A Quadruple Positive-NAND Gate
SN74LV139A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXER
SN74LV10A Triple 3-Input Positive-NAND Gate
SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES

Full PDF Text Transcription

Click to expand full text
SN74LV138A SCLS395N – APRIL 1998 – REVISED MARCH 2023 SN74LV138A 3-Line to 8-Line Decoders or Demultiplexers 1 Features • VCC operation of 2 V to 5.5 V • Maximum tpd of 9.5 ns at 5 V • Typical VOLP (output ground bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (output VOH undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Support mixed-mode voltage operation on all ports • Ioff supports partial-power-down mode operation • Latch-up performance exceeds 250 mA per JESD 17 2 Applications • Output expansion • LED matrix control • 7-segment display control • 8-bit data storage 3 Description The SN74LV138A device is 3-line to 8-line decoders/ demultiplexers designed for 2 V to 5.5 V VCC operation.
Published: |