Datasheet4U Logo Datasheet4U.com

SN74LV10A - Triple 3-Input Positive-NAND Gate

Description

These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCC operation.

B

C in positive logic.

These devices are fully specified for partial-power-down applications using Ioff.

Features

  • VCC operation of 2 V to 5.5 V.
  • Max tpd of 7 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES
SN74LV11A-EP TRIPLE 3-INPUT POSITIVE-AND GATES
SN74LV11A-Q1 TRIPLE 3-INPUT POSITIVE-AND GATES
SN74LV123A Dual Retriggerable Monostable Multivibrators
SN74LV123A-EP Dual Retriggerable Monostable Multivibrators

Full PDF Text Transcription

Click to expand full text
SN74LV10A SCES338G – SEPTEMBER 2000 – REVISED MARCH 2023 SN74LV10A Triple 3-Input Positive-NAND Gate 1 Features • VCC operation of 2 V to 5.5 V • Max tpd of 7 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Ioff Supports Partial-Power-Down Mode Operation • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 2 Applications • Alarm / tamper detect circuit • S-R latch 3 Description These triple 3-input positive-NAND gates are designed for 2 V to 5.5 V VCC operation. The SN74LV10A devices perform the Boolean function Y = A • B • C in positive logic. These devices are fully specified for partial-power-down applications using Ioff.
Published: |