Datasheet4U Logo Datasheet4U.com

SN65LVDS324 - 1080p60 IMAGE SENSOR RECEIVER

Description

The SN65LVDS324 is a SubLVDS deserializer that recovers words, detects sync codes, multiplies the input DDR clock by a ratio, and outputs parallel CMOS 1.8V data on the rising clock edge.

Features

  • 1.
  • 23 Bridges the Interface Between Video Image Sensors and Processors.
  • Receives Aptina HiSPi™, Panasonic LVDS, or Sony LVDS Parallel; Outputs 1.8V CMOS with 10/12/14/16 Bits at 18.5MHz to 162MHz.
  • SubLVDS Inputs Support Up To 648Mbps.
  • Integrated 100Ω Differential Input Termination.
  • Test Image Generation Feature.
  • Compatible with TI OMAP™ and DaVinci™ Including DM385, DM8127, DM36x, and DMVA.
  • Low Power 1.8V CMOS Process.
  • Confi.

📥 Download Datasheet

Full PDF Text Transcription

Click to expand full text
SN65LVDS324 www.ti.com SLLSED9 – NOVEMBER 2012 1080p60 IMAGE SENSOR RECEIVER Check for Samples: SN65LVDS324 FEATURES 1 •23 Bridges the Interface Between Video Image Sensors and Processors • Receives Aptina HiSPi™, Panasonic LVDS, or Sony LVDS Parallel; Outputs 1.8V CMOS with 10/12/14/16 Bits at 18.5MHz to 162MHz • SubLVDS Inputs Support Up To 648Mbps • Integrated 100Ω Differential Input Termination • Test Image Generation Feature • Compatible with TI OMAP™ and DaVinci™ Including DM385, DM8127, DM36x, and DMVA • Low Power 1.8V CMOS Process • Configurable Output Conventions • Packaged in 4.
Published: |