Click to expand full text
www.ti.com
SN65LVDS302 SLLS733E – JUNE 2006 – REVISESDNO6C5TLOVBDERS2300220
SLLS733E – JUNE 2006 – REVISED OCTOBER 2020
SN65LVDS302 Programmable 27-Bit Serial-to-Parallel Receiver
1 Features
• Serial interface technology • Compatible with FlatLink™3G such as
SN65LVDS301 • Supports video interfaces up to 24-bit RGB data
and 3 control bits received over 1, 2 or 3 SubLVDS differential lines • SubLVDS differential voltage levels • Up to 1.755-Gbps Data Throughput • Three operating modes to conserve power – Active mode QVGA: 17 mW – Typical shutdown: 0.7 μW – Typical standby mode: 27 μW Typical • Bus-swap function for PCB-layout flexibility • ESD rating > 4 kV (HBM) • Pixel clock range of 4 MHz to 65 MHz • Failsafe on all CMOS inputs • Packaged in 5-mm × 5-mm nFBGA with 0.
SN65LVDS302 Datasheet
