Datasheet4U Logo Datasheet4U.com

SCAN921260 - X6 1:10 Deserializer

Description

The SCAN921260 integrates six deserializer devices into a single chip.

The SCAN921260 can simultaneously deserialize up to six data streams that have been serialized by the Texas Instruments SCAN921023 Bus LVDS serializer.

Features

  • 1.
  • 2 IEEE 1149.1 (JTAG) Compliant and At-Speed BIST Test Modes.
  • Deserializes One to Six BusLVDS Input Serial Data Streams With Embedded Clocks.
  • Seven Selectable Serial Inputs to Support N+1 Redundancy of Deserialized Streams.
  • Seventh Channel Has Single Pin Monitor Output That Reflects Input From Seventh Channel Input.
  • Parallel Clock Rate Up To 66 MHz.
  • On Chip Filtering for PLL.
  • High Impedance Inputs Upon Power Off (Vcc = 0V).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SCAN921260 X6 1:10 Deserializer National Semiconductor
SCAN921224 20-66 MHz 10 Bit Bus LVDS Serializer and Deserializer National Semiconductor
SCAN921226 30-80 MHz 10-Bit Bus LVDS Serializer and Deserializer National Semiconductor
SCAN921226H High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes National Semiconductor
SCAN921023 20-66 MHz 10 Bit Bus LVDS Serializer and Deserializer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
SCAN921224 20-66 MHz 10-Bit Bus LVDS Serializer and Deserializer
SCAN921226 30-80 MHz 10-Bit Bus LVDS Serializer and Deserializer
SCAN921226H High Temperature 20-80 MHz 10-Bit Bus LVDS SerDes
SCAN921023 20-66 MHz 10-Bit Bus LVDS Serializer and Deserializer
SCAN921025 30-80 MHz 10-Bit Bus LVDS Serializer and Deserializer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SCAN921260 www.ti.com SNLS139F – DECEMBER 2001 – REVISED APRIL 2013 SCAN921260 X6 1:10 Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST Check for Samples: SCAN921260 FEATURES 1 •2 IEEE 1149.1 (JTAG) Compliant and At-Speed BIST Test Modes • Deserializes One to Six BusLVDS Input Serial Data Streams With Embedded Clocks • Seven Selectable Serial Inputs to Support N+1 Redundancy of Deserialized Streams • Seventh Channel Has Single Pin Monitor Output That Reflects Input From Seventh Channel Input • Parallel Clock Rate Up To 66 MHz • On Chip Filtering for PLL • High Impedance Inputs Upon Power Off (Vcc = 0V) • Single Power Supply at +3.
Published: |