Datasheet4U Logo Datasheet4U.com

SCAN921226H - High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes

Download the SCAN921226H datasheet PDF. This datasheet also covers the SCAN921025H variant, as both devices belong to the same high temperature 20-80 mhz 10 bit bus lvds serdes family and are provided as variant models within a single manufacturer datasheet.

Description

The SCAN921025H transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock.

The SCAN921226H receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock.

Features

  • provide the design or test engineer access via a standard Test Access Port (TAP) to the backplane or cable interconnects and the ability to verify differential signal integrity. The pair of devices also features an at-speed BIST mode which allows the interconnects between the Serializer and Deserializer to be verified at-speed. The SCAN921025H transmits data over backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count,.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SCAN921025H_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
December 2005 www.DataSheet4U.com SCAN921025H and SCAN921226H High Temperature 20-80 MHz 10 Bit BLVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST SCAN921025H and SCAN921226H High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST General Description The SCAN921025H transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The SCAN921226H receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. Both devices are compliant with IEEE 1149.1 Standard for Boundary Scan Test. IEEE 1149.
Published: |