Datasheet4U Logo Datasheet4U.com

CDCLVD2106 - Dual 1:6 Low Additive Jitter LVDS Buffer

Datasheet Summary

Description

The CDCLVD2106 clock buffer distributes two clock inputs (IN0, IN1) to a total of 12 pairs of differential LVDS clock outputs (OUT0, OUT11).

Each buffer block consists of one input and 6 LVDS outputs.

The inputs can either be LVDS, LVPECL, or LVCMOS.

Features

  • 1.
  • Dual 1:6 Differential Buffer.
  • Low Additive Jitter:.

📥 Download Datasheet

Datasheet preview – CDCLVD2106

Datasheet Details

Part number CDCLVD2106
Manufacturer Texas Instruments
File Size 837.62 KB
Description Dual 1:6 Low Additive Jitter LVDS Buffer
Datasheet download datasheet CDCLVD2106 Datasheet
Additional preview pages of the CDCLVD2106 datasheet.

📁 Similar Datasheet

  • CDCLD080 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD100 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD120 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD200 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD400 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDCLD500 - SURFACE MOUNT SILICON CURRENT LIMITING DIODES (Central Semiconductor)
  • CDC-Z137 - FM / AM CD Player (Aiwa)
  • CDC1607F-E - Automotive Controller Specification (Micronas)
  • CDC1631F-E - Automotive Controller (Micronas)
  • CDC3207G-C - Automotive Controller (Micronas)
Other Datasheets by Texas Instruments
  • CDCLVD2102 - Dual 1:2 Low Additive Jitter LVDS Buffer
  • CDCLVD2104 - Dual 1:4 Low Additive Jitter LVDS Buffer
  • CDCLVD2108 - Dual 1:8 Low Additive Jitter LVDS Buffer
  • CDCLVD110 - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
  • CDCLVD110A - PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER
  • CDCLVD1204 - 2:4 Low Additive Jitter LVDS Buffer
  • CDCLVD1208 - 2:8 Low Additive Jitter LVDS Buffer
  • CDCLVD1212 - 2:12 Low Additive Jitter LVDS Buffer

Full PDF Text Transcription

Click to expand full text
CDCLVD2106 www.ti.com SCAS902B – SEPTEMBER 2010 – REVISED JANUARY 2011 Dual 1:6 Low Additive Jitter LVDS Buffer Check for Samples: CDCLVD2106 FEATURES 1 • Dual 1:6 Differential Buffer • Low Additive Jitter: <300 fs rms in 10 kHz – 20 MHz • Low Within Bank Output Skew of 45 ps (Max) • Universal Inputs Accept LVDS, LVPECL, LVCMOS • One Input Dedicated for Six Outputs • Total of 12 LVDS Outputs, ANSI EIA/TIA-644A Standard Compatible • Clock Frequency up to 800 MHz • 2.375–2.
Published: |