Datasheet4U Logo Datasheet4U.com

SiS9634LDN - Dual N-Channel MOSFET

Features

  • TrenchFET® Gen IV power MOSFET.
  • Fully lead (Pb)-free device.
  • Optimized Qg, Qgd, and Qgd/Qgs ratio reduces switching related power loss.
  • 100 % Rg and UIS tested.
  • Material categorization: for definitions of compliance please see www. vishay. com/doc?99912.

📥 Download Datasheet

Datasheet preview – SiS9634LDN

Datasheet Details

Part number SiS9634LDN
Manufacturer Vishay
File Size 205.27 KB
Description Dual N-Channel MOSFET
Datasheet download datasheet SiS9634LDN Datasheet
Additional preview pages of the SiS9634LDN datasheet.

📁 Similar Datasheet

  • SIS963 - Dual Channel DDR333 Plus AGP8X Cipset (Silicon Integrated System)
  • SIS0100 - Black and White Image Sensor Camera Module (Sanyo Semicon Device)
  • SiS1057 - JFET Operational Amplifier (Silicon Supplies)
  • SIS23C128 - 16K x 8 CMOS Mask ROM (Silicon Integrated Systems)
  • SIS23C128A - 16K x 8 CMOS Mask ROM (Silicon Integrated Systems)
  • SIS23C256 - CMOS MASK ROM (ETC)
  • SIS23C256A - CMOS MASK ROM (ETC)
  • SIS23C32 - (SIS23C32 / SIS23C33) 4K x 8 CMOS MASK ROM (Silicon Integrated Systems)
  • SIS23C32A - (SIS23C32 / SIS23C33) 4K x 8 CMOS MASK ROM (Silicon Integrated Systems)
  • SIS23C33 - (SIS23C32 / SIS23C33) 4K x 8 CMOS MASK ROM (Silicon Integrated Systems)
Other Datasheets by Vishay

Full PDF Text Transcription

Click to expand full text
www.vishay.com SiS9634LDN Vishay Siliconix Dual N-Channel 60-V (D-S) MOSFET PowerPAK® 1212-8 Dual D2 D2 6 D1 7 D1 8 5 3.3 mm 1 Top View 3.3 mm PRODUCT SUMMARY VDS (V) RDS(on) max. () at VGS = 10 V RDS(on) max. () at VGS = 4.5 V Qg typ. (nC) ID (A) a Configuration 1 4 G2 3 S2 2 G1 S1 Bottom View 60 0.031 0.0448 3.3 6 Dual FEATURES • TrenchFET® Gen IV power MOSFET • Fully lead (Pb)-free device • Optimized Qg, Qgd, and Qgd/Qgs ratio reduces switching related power loss • 100 % Rg and UIS tested • Material categorization: for definitions of compliance please see www.vishay.
Published: |