Datasheet4U Logo Datasheet4U.com

T431616D - 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM

General Description

The T431616D/E SDRAM is a high-speed CMOS synchronous DRAM containing 16 Mbits.

It is internally configured as a dual 512K word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK).

Key Features

  • Fast access time: 5/6/7 ns.
  • Fast clock rate: 200/166/143 MHz.
  • Self refresh mode: standard and low power.
  • Internal pipelined architecture.
  • 512K word x 16-bit x 2-bank.
  • Programmable Mode registers - CAS# Latency: 1, 2, or 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: interleaved or linear burst - Burst stop function.
  • Individual byte controlled by LDQM and UDQM.
  • Auto Refresh and Self Refresh.
  • 4096 refresh cycles/64ms.

📥 Download Datasheet

Datasheet Details

Part number T431616D
Manufacturer TMT
File Size 759.46 KB
Description 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
Datasheet download datasheet T431616D Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
tm TE CH T431616D/E SDRAM FEATURES Fast access time: 5/6/7 ns • Fast clock rate: 200/166/143 MHz • Self refresh mode: standard and low power • Internal pipelined architecture • 512K word x 16-bit x 2-bank • Programmable Mode registers - CAS# Latency: 1, 2, or 3 - Burst Length: 1, 2, 4, 8, or full page - Burst Type: interleaved or linear burst - Burst stop function • Individual byte controlled by LDQM and UDQM • Auto Refresh and Self Refresh • 4096 refresh cycles/64ms • CKE power down mode • JEDEC standard +3.3V±0.3V power supply • Interface: LVTTL • 50-pin 400 mil plastic TSOP II package • 60-ball, 6.4x10.