Datasheet4U Logo Datasheet4U.com

SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR

Datasheet Summary

Description

The SY10/100ELT23 are dual differential PECL-to-TTL translators.

Because PECL (Positive ECL) levels are used, only +5V and ground are required.

Features

  • s s s s s s s 3.0ns typical propagation delay.

📥 Download Datasheet

Datasheet preview – SY100ELT23

Datasheet Details

Part number SY100ELT23
Manufacturer Synergy
File Size 116.76 KB
Description DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR
Datasheet download datasheet SY100ELT23 Datasheet
Additional preview pages of the SY100ELT23 datasheet.

📁 Similar Datasheet

  • SY100ELT23 - Dual Differential PECL-to-TTL Translator (Microchip)
  • SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT23L - 3.3V Dual Differential LVPECL-to-LVTTL Translator (Microchip)
  • SY100ELT23L - 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT20V - 5V/3.3V TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT21L - 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT21L - 3.3V Differential LVPECL-to-LVTTL Translator (Microchip)
  • SY100ELT22 - DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT22 - Dual TTL-to-Differential PECL Translator (Microchip)
  • SY100ELT22L - 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
Other Datasheets by Synergy
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER
  • SY10ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SEMICONDUCTOR SYNERGY DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR ClockWorks™ SY10ELT23 ClockWorks™ SY100ELT23 SY10ELT23 SY100ELT23 FEATURES s s s s s s s 3.0ns typical propagation delay <500ps typical output-to-output skew Differential PECL outputs 24mA TTL outputs Flow-through pinouts ESD protection of 2000V Available in 8-pin SOIC package DESCRIPTION The SY10/100ELT23 are dual differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and the low skew, dual gate design of the ELT23 makes it ideal for applications which require the tranlation of a clock and a data signal.
Published: |