Datasheet4U Logo Datasheet4U.com

SY100ELT23 - Dual Differential PECL-to-TTL Translator

Datasheet Summary

Description

The SY100ELT23 is a dual differential PECL-to-TTL translator.

Because PECL (positive ECL) levels are used, only +5V and ground are required.

Features

  • 3.0 ns Typical Propagation Delay.

📥 Download Datasheet

Datasheet preview – SY100ELT23

Datasheet Details

Part number SY100ELT23
Manufacturer Microchip
File Size 691.72 KB
Description Dual Differential PECL-to-TTL Translator
Datasheet download datasheet SY100ELT23 Datasheet
Additional preview pages of the SY100ELT23 datasheet.

📁 Similar Datasheet

  • SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Synergy)
  • SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT23L - 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT20V - 5V/3.3V TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT21L - 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT22 - DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT22L - 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT24 - TTL-to-DIFFERENTIAL ECL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT25 - DIFFERENTIAL ECL-to-TTL TRANSLATOR (Micrel Semiconductor)
  • SY100ELT982 - PECL-TO-CML TRANSLATOR (Micrel Semiconductor)
Other Datasheets by Microchip
  • SY100ELT23L - 3.3V Dual Differential LVPECL-to-LVTTL Translator
  • SY100ELT21L - 3.3V Differential LVPECL-to-LVTTL Translator
  • SY100ELT22 - Dual TTL-to-Differential PECL Translator
  • SY100ELT22L - 3.3V Dual LVTTL-to-Differential LVPECL Translator
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe
  • SY100EL16V - 5V/3.3V ECL Differential Receiver
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop

Full PDF Text Transcription

Click to expand full text
SY100ELT23 Dual Differential PECL-to-TTL Translator Features • 3.0 ns Typical Propagation Delay • <300 ps Typical Within-Device Skew • Differential PECL Inputs • 24 mA TTL Outputs • Flow-Through Pinouts • Internal Input 50 kΩ Pull-Down Resistors • Available in 8-Lead SOIC Package General Description The SY100ELT23 is a dual differential PECL-to-TTL translator. Because PECL (positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low skew, dual gate design make the ELT23 ideal for applications that require the translation of a clock or data signal. The ELT23 is compatible with positive ECL 100K logic levels.
Published: |