Datasheet4U Logo Datasheet4U.com

Si5383 - Network Synchronizer Clocks Supporting

Description

br>

.

.

.

.

.

.

.

.

.

Features

  • One or three independent DSPLLs in a single monolithic IC supporting flexible SyncE/IEEE 1588 and SETS architectures.
  • Input frequency range:.
  • External crystal: 25-54 MHz.
  • REF clock: 5-250 MHz.
  • Diff clock: 8 kHz - 750 MHz.
  • LVCMOS clock: 1 PPS, 8 kHz - 250 MHz.
  • Output frequency range:.
  • Differential: 1 PPS, 100 Hz - 718.5 MHz.
  • LVCMOS: 1 PPS, 100 Hz - 250 MHz.
  • Ultra-low jitter of less than 150 fs Si5383/84 IN.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
Si5386 wireless Jitter Attenuator/Clock Multiplier Skyworks Solutions
Si530 CRYSTAL OSCILLATOR Skyworks
Si53019-A01A 19-OUTPUT PCIE GEN 3 BUFFER Skyworks
Si531 CRYSTAL OSCILLATOR Skyworks
Si53102-A1 1:2 Fan-out Clock Buffer Skyworks

Other Datasheets by Silicon Laboratories

Part Number Description
SI5380 Clock Generator
Si5384 Network Synchronizer Clocks Supporting
Si5386 Any-Output wireless Jitter Attenuator / Clock Multiplier
SI530 CRYSTAL OSCILLATOR
SI53019-A01A 19-OUTPUT PCIE GEN 3 BUFFER

Full PDF Text Transcription

Click to expand full text
Si5383/84 Rev D Data Sheet Network Synchronizer Clocks Supporting 1 PPS to 750 MHz Inputs The Si5383/84 combines the industry’s smallest footprint and lowest power network synchronizer clock with unmatched frequency synthesis flexibility and ultra-low jitter. The Si5383/84 is ideally suited for wireless backhaul, IP radio, small and macro cell wireless communications systems, and data center switches requiring both traditional and packet based network synchronization. The three independent DSPLLs are individually configurable as a SyncE PLL, IEEE 1588 DCO, or a general-purpose PLL for processor/FPGA clocking. The Si5383/84 can also be used in legacy SETS systems needing Stratum 3/3E compliance. In addition, locking to a 1 PPS input frequency is available on DSPLL D.
Published: |