Datasheet4U Logo Datasheet4U.com

S5T8555 - TIME SLOT ASSIGNMENT CIRCUIT

Description

A Transmit frame sync output which is normally low, and goes active-high for 8 cycles of BCLK when a valid transmit time slot assignment is made.

A Receive frame sync output which is normally low, and goes active-high for 8 cycles of BCLK when a valid receive time slot assignment is made.

Features

  • Single, 5V operation Low power consumption: 5mW Controls four 1 CHIP CODEC Independent transmit and receive frame syncs channel unidirectional mode Up to 64 time slots per frame Compatible with S5T8554B/7B CODECs TTL and CMOS compatible.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TIME SLOT ASSIGNMENT CIRCUIT S5T8555 INTRODUCTION The S5T8555 is a per channel Time Slot Assignment Circuit (TSAC) that produces 8-bit receive and transmit time slots for four 1 CHIP CODEC.
Published: |