Datasheet4U Logo Datasheet4U.com

STM32MP133A - 32-bit RISC processor

Description

.

.

.

19 3.1 Arm Cortex-A7 subsystem

.

Features

  • Includes ST state-of-the-art patented technology Core.
  • 32-bit Arm® Cortex®-A7.
  • L1 32-Kbyte I / 32-Kbyte D.
  • 128-Kbyte unified level 2 cache.
  • Arm® NEON™ and Arm® TrustZone® Memories.
  • External DDR memory up to 1 Gbyte.
  • up to LPDDR2/LPDDR3-1066 16-bit.
  • up to DDR3/DDR3L-1066 16-bit.
  • 168 Kbytes of internal SRAM: 128 Kbytes of AXI SYSRAM + 32 Kbytes of AHB SRAM and 8 Kbytes of SRAM in Backup domain.
  • Dual Quad-SPI memory in.

📥 Download Datasheet

Datasheet preview – STM32MP133A

Datasheet Details

Part number STM32MP133A
Manufacturer STMicroelectronics
File Size 2.90 MB
Description 32-bit RISC processor
Datasheet download datasheet STM32MP133A Datasheet
Additional preview pages of the STM32MP133A datasheet.
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32MP133A STM32MP133D Arm® Cortex®-A7 up to 1 GHz, 2×ETH, 2×CAN FD, 2×ADC, 24 timers, audio Datasheet - production data Features Includes ST state-of-the-art patented technology Core • 32-bit Arm® Cortex®-A7 – L1 32-Kbyte I / 32-Kbyte D – 128-Kbyte unified level 2 cache – Arm® NEON™ and Arm® TrustZone® Memories • External DDR memory up to 1 Gbyte – up to LPDDR2/LPDDR3-1066 16-bit – up to DDR3/DDR3L-1066 16-bit • 168 Kbytes of internal SRAM: 128 Kbytes of AXI SYSRAM + 32 Kbytes of AHB SRAM and 8 Kbytes of SRAM in Backup domain • Dual Quad-SPI memory interface • Flexible external memory controller with up to 16-bit data bus: parallel interface to connect external ICs and SLC NAND memories with up to 8-bit ECC Security/safety • TrustZone® peripherals, 12 x tamper pins including 5 x active
Published: |