Datasheet4U Logo Datasheet4U.com

IDT72V73250 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Description

The IDT72V73250 has a non-blocking switch capacity of 8,192 x 8,192 channels at 32.768Mb/s.

With 16 inputs and 16 outputs, programmable per stream control, and a variety of operating modes the IDT72V73250 is designed for the TDM time slot interchange function in either voice or data applications.

Features

  • 8K x 8K non-blocking switching at 32.768Mb/s.
  • 16 serial input and output streams.
  • Accepts single-bit single-data streams at 32.768Mb/s.
  • Per-channel Variable Delay Mode for low-latency.

📥 Download Datasheet

Datasheet Details

Part number IDT72V73250
Manufacturer Renesas
File Size 385.21 KB
Description 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT72V73250 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72V73250 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V73263 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V73273 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V70200 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology

Other Datasheets by Renesas

Part Number Description
IDT72V73263 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V73273 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70200 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70210 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Full PDF Text Transcription

Click to expand full text
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 8,192 x 8,192 IDT72V73250 FEATURES: • 8K x 8K non-blocking switching at 32.768Mb/s • 16 serial input and output streams • Accepts single-bit single-data streams at 32.768Mb/s • Per-channel Variable Delay Mode for low-latency applications • Per-channel Constant Delay Mode for frame integrity applications • Automatic identification of ST-BUS® and GCI bus interfaces • Automatic frame offset delay measurement • Per-stream single data frame delay offset programming • Per-channel high-impedance output control • Direct microprocessor access to all internal memories • Memory block programming for quick setup • IEEE-1149.1 (JTAG) Test Port • 3.
Published: |