Datasheet4U Logo Datasheet4U.com

IDT72V70200 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Description

The IDT72V70200 is a non-blocking digital switch that has a capacity of 512 x 512 channels at 2.048 Mb/s.

Features

  • 512 x 512 channel non-blocking switching at 2.048 Mb/s.
  • Per-channel variable or constant throughput delay.
  • Automatic identification of ST-BUS®/GCI interfaces.
  • Accept 16 serial data streams of 2.048 Mb/s.
  • Automatic frame offset delay measurement.
  • Per-stream frame delay offset programming.
  • Per-channel high impedance output control.
  • Per-channel Processor Mode.
  • Control interface compatible to Intel/Motorola CPUs.

📥 Download Datasheet

Datasheet Details

Part number IDT72V70200
Manufacturer Renesas
File Size 468.83 KB
Description 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT72V70200 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72V70200 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70210 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V70800 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70810 3.3 VOLT Time SLOT INTERCHANGE DIGITAL SWITCH IDT

Other Datasheets by Renesas

Part Number Description
IDT72V70210 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70800 TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70810 3.3 VOLT Time SLOT INTERCHANGE DIGITAL SWITCH
IDT72V71643 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Full PDF Text Transcription

Click to expand full text
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 512 x 512 IDT72V70200 FEATURES: • 512 x 512 channel non-blocking switching at 2.048 Mb/s • Per-channel variable or constant throughput delay • Automatic identification of ST-BUS®/GCI interfaces • Accept 16 serial data streams of 2.048 Mb/s • Automatic frame offset delay measurement • Per-stream frame delay offset programming • Per-channel high impedance output control • Per-channel Processor Mode • Control interface compatible to Intel/Motorola CPUs • Connection memory block programming • IEEE-1149.1 (JTAG) Test Port • Available in 18040-p-pininPTlahsintiQc uLaedadFeladtpCahcikp(CTQarFriPe)r (PLCC), 100-pin Ball Grid Array (BGA), 100-pin Plastic Quad Flatpack (PQFP) and 100-pin Thin Quad Flatpack (TQFP) • 3.
Published: |