Datasheet4U Logo Datasheet4U.com

IDT72V70210 - 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Description

The IDT72V70210 has a non-blocking switch capacity of 1,024 x 1,024 channels at 2.048 Mb/s.

With 32 inputs and 32 outputs, programmable per stream control, and a variety of operating modes the IDT72V70210 is designed for the TDM time slot interchange function in either voice or data applications.

Features

  • 32 serial input and output streams.
  • 1,024 x 1,024 channel non-blocking switching at 2.048 Mb/s.
  • Per-channel Variable Delay Mode for low-latency.

📥 Download Datasheet

Datasheet Details

Part number IDT72V70210
Manufacturer Renesas
File Size 407.47 KB
Description 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
Datasheet download datasheet IDT72V70210 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72V70210 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70200 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH IDT
IDT72V70800 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH Integrated Device Technology
IDT72V70810 3.3 VOLT Time SLOT INTERCHANGE DIGITAL SWITCH IDT

Other Datasheets by Renesas

Part Number Description
IDT72V70200 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70190 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70800 TIME SLOT INTERCHANGE DIGITAL SWITCH
IDT72V70810 3.3 VOLT Time SLOT INTERCHANGE DIGITAL SWITCH
IDT72V71643 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH

Full PDF Text Transcription

Click to expand full text
3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH 1,024 x 1,024 IDT72V70210 FEATURES: • 32 serial input and output streams • 1,024 x 1,024 channel non-blocking switching at 2.048 Mb/s • Per-channel Variable Delay Mode for low-latency applications • Per-channel Constant Delay Mode for frame integrity applications • Automatic identification of ST-BUS® and GCI serial streams • Automatic frame offset delay measurement • Per-stream frame delay offset programming • Per-channel high impedance output control • Per-channel processor mode to allow microprocessor writes to TX streams • Direct microprocessor access to all internal memories • Memory block programming for quick set-up • IEEE-1149.
Published: |