Datasheet4U Logo Datasheet4U.com

RD74LVC16373B - 16-bit D-type Transparent Latches

Description

The RD74LVC16373B has sixteen D type latches with three state outputs in a 48 pin package.

When the latch enable input is high, the Q outputs will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.

Features

  • VCC = 1.65 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±12 mA (@VCC = 2.7 V) ±24 mA (@VCC = 3.0 V to 5.5 V).
  • Ordering Information Part Name RD74LVC16373BTEL Package Ty.

📥 Download Datasheet

Datasheet preview – RD74LVC16373B

Datasheet Details

Part number RD74LVC16373B
Manufacturer Renesas Technology
File Size 111.24 KB
Description 16-bit D-type Transparent Latches
Datasheet download datasheet RD74LVC16373B Datasheet
Additional preview pages of the RD74LVC16373B datasheet.

📁 Similar Datasheet

  • RD74LVC2G17 - Dual Schmitt-trigger Buffers (Renesas)
  • RD74HV8T06 - High-Voltage 8-bit Inverter Buffer (Renesas)
  • RD7.5E - Zener diode (Excel Semiconductor)
  • RD7.5E - SILICON ZENER DIODES (EIC)
  • RD7.5E - Zener Diode (NEC)
  • RD7.5E - 500mW PLANAR TYPE SILICON ZENER DIODES (Renesas)
  • RD7.5EB - ZENER DIODES (SEMTECH)
  • RD7.5ES - Zener diode (WEJ)
  • RD7.5ES - ZENER DIODES (EIC)
  • RD7.5ES - Zener Diode (NEC)
Other Datasheets by Renesas Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com RD74LVC16373B 16-bit D-type Transparent Latches with 3-state Outputs REJ03D0500–0100 Rev.1.00 Jan. 24, 2005 Description The RD74LVC16373B has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input (1G, 2G), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
Published: |