Datasheet4U Logo Datasheet4U.com

RD74LVC125B - Quad. Bus Buffer Gates

Description

The RD74LVC125B has four bus buffer gates in a 14 pin package.

The device requires the three state control input OE to be taken high to put the output into the high impedance condition.

Features

  • VCC = 1.65 V to 5.5 V All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max. ) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) High output current ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±12 mA (@VCC = 2.7 V) ±24 mA (@VCC = 3.0 V to 5.5 V).
  • Ordering Information Part Name RD74LVC125BFPEL RD74LVC125BTELL Package Type SOP.
  • 14 pin (JEITA) TSSOP.
  • 1.

📥 Download Datasheet

Datasheet preview – RD74LVC125B

Datasheet Details

Part number RD74LVC125B
Manufacturer Renesas Technology
File Size 130.12 KB
Description Quad. Bus Buffer Gates
Datasheet download datasheet RD74LVC125B Datasheet
Additional preview pages of the RD74LVC125B datasheet.
Other Datasheets by Renesas Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com RD74LVC125B Quad. Bus Buffer Gates with 3-state Outputs REJ03D0498–0200 Rev.2.00 Dec. 10, 2004 Description The RD74LVC125B has four bus buffer gates in a 14 pin package. The device requires the three state control input OE to be taken high to put the output into the high impedance condition. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. Features VCC = 1.65 V to 5.5 V All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VOUT (Max.) = 5.5 V (@VCC = 0 V or output off state) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.0 V (@VCC = 3.
Published: |