Datasheet4U Logo Datasheet4U.com

PLL601-15 - Low Phase Noise PLL Clock Multiplier

Description

The PLL601-15 is a low cost, high performance and low phase noise clock synthesizer.

It implements PhaseLink’s proprietary analog and digital Phase Locked Loop techniques for a fixed 5x multiplier.

Features

  • e h.
  • Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 20-30MHz crystal or clock.
  • Reference a.
  • Integrated crystal load capacitor: no external . D load capacitor required. w.
  • Output clocks up to 150MHz at 3.3V. w.
  • Low phase noise (-126dBc/Hz @ 1kHz). w.
  • Output Enable function.
  • Preliminary PLL601-15 Low Phase Noise PLL Clock Multiplier PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL601-15
Manufacturer PhaseLink
File Size 102.81 KB
Description Low Phase Noise PLL Clock Multiplier
Datasheet download datasheet PLL601-15 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL0210A PHASE LOCKED LOOP Z-Communications
PLL0930A PHASE LOCKED LOOP Z-Communications
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL102-03 Low Skew Output Buffer PhaseLink Corporation
PLL102-04 Low Skew Output Buffer PhaseLink Corporation

Other Datasheets by PhaseLink

Part Number Description
PLL601-12 Dual Output PLL Clock
PLL601-01 Low Phase Noise PLL Clock Multiplier
PLL601-02 Low Phase Noise PLL Clock Multiplier
PLL600-10 (PLL600-10/20/30) Ultra Low Current XO
PLL600-17 (PLL600-17/27/37) Ultra Low Current XO

Full PDF Text Transcription

Click to expand full text
m o .c U 4 t e FEATURES e h • Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 20-30MHz crystal or clock. • Reference a • Integrated crystal load capacitor: no external .D load capacitor required. w • Output clocks up to 150MHz at 3.3V. w • Low phase noise (-126dBc/Hz @ 1kHz). w• Output Enable function. • • • • Preliminary PLL601-15 Low Phase Noise PLL Clock Multiplier PIN CONFIGURATION XIN GND GND GND 1 2 3 4 8 7 6 5 XOUT VDD VDD CLK Low jitter (RMS): 6.4ps (period), 9.4ps (accum.) Advanced low power sub-micron CMOS process. 3.3V operation. Available in 8-Pin SOIC or TSSOP. DESCRIPTIONS The PLL601-15 is a low cost, high performance and low phase noise clock synthesizer.
Published: |