Datasheet4U Logo Datasheet4U.com

PLL601-02 - Low Phase Noise PLL Clock Multiplier

Description

The PLL601-02 is a low cost, high performance and low phase noise clock synthesizer.

With PhaseLink’s proprietary analog and digital Phase Locked Loop techniques, the chip accepts 10-27MHz crystal or clock input, and produces outputs clocks up to 160MHz at 3.3V.

Ideal for 155.52MHz applications.

Features

  • w.
  • w w Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 10-27MHz crystal or clock. Integrated crystal load capacitor: no external load capacitor required. Output clocks up to 160MHz at 3.3V. Low phase noise (-126dBc/Hz @ 1kHz). Output Enable function. Low jitter (RMS): 6.4ps (period), 9.4ps (accum. ) Advanced low power sub-micron CMOS process. 3.3V operation. Availab.

📥 Download Datasheet

Datasheet Details

Part number PLL601-02
Manufacturer PhaseLink
File Size 75.43 KB
Description Low Phase Noise PLL Clock Multiplier
Datasheet download datasheet PLL601-02 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL0210A PHASE LOCKED LOOP Z-Communications
PLL0930A PHASE LOCKED LOOP Z-Communications
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL102-03 Low Skew Output Buffer PhaseLink Corporation
PLL102-04 Low Skew Output Buffer PhaseLink Corporation

Other Datasheets by PhaseLink

Part Number Description
PLL601-01 Low Phase Noise PLL Clock Multiplier
PLL601-12 Dual Output PLL Clock
PLL601-15 Low Phase Noise PLL Clock Multiplier
PLL600-10 (PLL600-10/20/30) Ultra Low Current XO
PLL600-17 (PLL600-17/27/37) Ultra Low Current XO

Full PDF Text Transcription

Click to expand full text
FEATURES • • • w • • • • • • • w w Full swing CMOS outputs with 25 mA drive capability at TTL levels. Reference 10-27MHz crystal or clock. Integrated crystal load capacitor: no external load capacitor required. Output clocks up to 160MHz at 3.3V. Low phase noise (-126dBc/Hz @ 1kHz). Output Enable function. Low jitter (RMS): 6.4ps (period), 9.4ps (accum.) Advanced low power sub-micron CMOS process. 3.3V operation. Available in 16-Pin SOIC or TSSOP. .D at h S a t e e 4U . m o c Preliminary PLL601-02 Low Phase Noise PLL Clock Multiplier PIN CONFIGURATION CLK REFEN VDD VDD VDD XOUT S1 XIN 1 2 16 15 GND GND GND REFOUT OE S0 S3 PLL 601-02 3 4 5 6 7 14 13 12 11 10 9 DESCRIPTIONS The PLL601-02 is a low cost, high performance and low phase noise clock synthesizer.
Published: |