Datasheet4U Logo Datasheet4U.com

PLL520-88 - (PLL520-8x) Low Phase Noise VCXO

Description

The PLL520-88 (PECL) and PLL520-89 (LVDS) are VCXO ICs specifically designed to work with fundamental crystals between 19MHz and 65MHz.

The selectable divide by two feature extends the operation range from 9.5MHz to 65MHz.

Features

  • 19MHz to 65MHz fundamental crystal input. Output range: 9.5MHz.
  • 65MHz Complementary outputs: PECL or LVDS output. Selectable OE Logic (enable high or enable low). Integrated variable capacitors. Supports 2.5V or 3.3V Power Supply. Available in 16 pin TSSOP package. VDD XIN XOUT DNC S2 OE 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DNC DNC GNDBUF QBAR VDDBUF Q GNDBUF GND PLL 520-8x.

📥 Download Datasheet

Datasheet Details

Part number PLL520-88
Manufacturer PhaseLink Corporation
File Size 250.87 KB
Description (PLL520-8x) Low Phase Noise VCXO
Datasheet download datasheet PLL520-88 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL52C59-14A System Clock Generator PhaseLink
PLL52C59-14T System Clock Generator PhaseLink
PLL52C61-01HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-21HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-23 Pentium/SDRAM Clock Generator PhaseLink

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL520-80 Low Phase Noise VCXO
PLL520-89 (PLL520-8x) Low Phase Noise VCXO
PLL520-00 Low Phase Noise VCXO
PLL520-05 (PLL520-0x) Low Phase Noise VCXO
PLL520-06 (PLL520-0x) Low Phase Noise VCXO

Full PDF Text Transcription

Click to expand full text
Preliminary www.DataSheet4U.com PLL520-88/-89 Low Phase Noise VCXO (9.5-65MHz) PIN CONFIGURATION FEATURES • • • • • • • 19MHz to 65MHz fundamental crystal input. Output range: 9.5MHz – 65MHz Complementary outputs: PECL or LVDS output. Selectable OE Logic (enable high or enable low). Integrated variable capacitors. Supports 2.5V or 3.3V Power Supply. Available in 16 pin TSSOP package. VDD XIN XOUT DNC S2 OE 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DNC DNC GNDBUF QBAR VDDBUF Q GNDBUF GND PLL 520-8x DESCRIPTION The PLL520-88 (PECL) and PLL520-89 (LVDS) are VCXO ICs specifically designed to work with fundamental crystals between 19MHz and 65MHz. The selectable divide by two feature extends the operation range from 9.5MHz to 65MHz.
Published: |