Datasheet4U Logo Datasheet4U.com

PLL520-30 - PECL and LVDS Low Phase Noise VCXO

Description

PLL520-30 is a VCXO IC specifically designed to pull frequency fundamental crystals from 65MHz to 130MHz, with selectable PECL or LVDS outputs and OE logic (enable high or enable low).

Features

  • 65MHz to 130MHz Fundamental Mode Crystal. Output range: 65MHz.
  • 130MHz (no PLL). Low Injection Power for crystal 50uW. Complementary outputs: PECL or LVDS. Selectable OE Logic Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in die form. Thickness 10 mil. (1550,1475) 27 15 28 14 62 mil 13 29 12 11 30 10 31 9 1 2 3 4 5 6 7 8.

📥 Download Datasheet

Datasheet Details

Part number PLL520-30
Manufacturer PhaseLink Corporation
File Size 525.91 KB
Description PECL and LVDS Low Phase Noise VCXO
Datasheet download datasheet PLL520-30 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL52C59-14A System Clock Generator PhaseLink
PLL52C59-14T System Clock Generator PhaseLink
PLL52C61-01HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-21HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-23 Pentium/SDRAM Clock Generator PhaseLink

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL520-38 (PLL520-3x) PECL and LVDS Low Phase Noise VCXO
PLL520-39 (PLL520-3x) PECL and LVDS Low Phase Noise VCXO
PLL520-00 Low Phase Noise VCXO
PLL520-05 (PLL520-0x) Low Phase Noise VCXO
PLL520-06 (PLL520-0x) Low Phase Noise VCXO

Full PDF Text Transcription

Click to expand full text
Preliminary www.DataSheet4U.com PLL520-30 PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) DIE CONFIGURATION 65 mil 25 26 24 23 22 21 20 19 18 17 16 FEATURES • • • • • • • • • 65MHz to 130MHz Fundamental Mode Crystal. Output range: 65MHz – 130MHz (no PLL). Low Injection Power for crystal 50uW. Complementary outputs: PECL or LVDS. Selectable OE Logic Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in die form. Thickness 10 mil. (1550,1475) 27 15 28 14 62 mil 13 29 12 11 30 10 31 9 1 2 3 4 5 6 7 8 DESCRIPTIONS Y (0,0) PLL520-30 is a VCXO IC specifically designed to pull frequency fundamental crystals from 65MHz to 130MHz, with selectable PECL or LVDS outputs and OE logic (enable high or enable low).
Published: |