Datasheet4U Logo Datasheet4U.com

PLL103-03 - DDR SDRAM Buffer

Description

The PLL103-03 is designed as a 3.3V/2.5V buffer to distribute high-speed clocks in PC applications.

The device has 24 outputs.

These outputs can be configured to support four unbuffered DDR (Double Data Rate) DIMMS or to support 2 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS.

Features

  • Generates 24-output buffers from one input. Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.
  • Supports 266MHz DDR SDRAM.
  • One additional output for feedback.
  • Less than 5ns delay.
  • Skew between any outputs is less than 100 ps. www. DataSheet4U. com.
  • 2.5V or 3.3V Supply range.
  • Enhanced DDR and SDRAM Output Drive selected by I2C.
  • Available in 48 pin SSOP.
  • PIN.

📥 Download Datasheet

Datasheet Details

Part number PLL103-03
Manufacturer PhaseLink Corporation
File Size 180.46 KB
Description DDR SDRAM Buffer
Datasheet download datasheet PLL103-03 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL1000A PHASE LOCKED LOOP Z-Communications
PLL1070A PHASE LOCKED LOOP Z-Communications
PLL1700 MULTI-CLOCK GENERATOR Burr-Brown
PLL1705 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown
PLL1706 3.3-V DUAL PLL MULTICLOCK GENERATOR Burr-Brown

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL103-01 Low Skew Buffer
PLL103-02 DDR SDRAM Buffer
PLL103-04 1-to-4 Clock Distribution Buffer
PLL103-05 1-to-5 Clock Distribution Buffer
PLL103-06 DDR SDRAM Buffer

Full PDF Text Transcription

Click to expand full text
Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one input. Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS. • Supports 266MHz DDR SDRAM. • One additional output for feedback. • Less than 5ns delay. • Skew between any outputs is less than 100 ps. www.DataSheet4U.com • 2.5V or 3.3V Supply range. • Enhanced DDR and SDRAM Output Drive selected by I2C. • Available in 48 pin SSOP. • • PIN CONFIGURATION FBOUT VDD3.3_2.5 GND DDR0T_SDRAM10 DDR0C_SDRAM11 DDR1T_SDRAM0 DDR1C_SDRAM1 VDD3.3_2.5 GND DDR2T_SDRAM2 DDR2C_SDRAM3 VDD3.3_2.5 BUF_IN GND DDR3T_SDRAM4 DDR3C_SDRAM5 VDD3.3_2.5 GND DDR4T_SDRAM6 DDR4C_SDRAM7 DDR5T_SDRAM8 DDR5C_SDRAM9 DDR0T_SDRAM10 1 2 3 4 5 6 7 8 48 47 46 45 44 43 42 41 SEL_DDR VDD2.
Published: |