Datasheet4U Logo Datasheet4U.com

NB100LVEP91 - 2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator

Description

output translator.

2.5 V/

3.3 V).

Features

  • Maximum Input Clock Frequency > 2.0 GHz Typical.
  • Maximum Input Data Rate > 2.0 Gb/s Typical.
  • 500 ps Typical Propagation Delay.
  • Operating Range:.
  • VCC = 2.375 V to 3.8 V; VEE =.
  • 2.375 V to.
  • 3.8 V; GND = 0 V.
  • Q Output will Default LOW with Inputs Open or at GND.
  • These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 20 1 SOIC.
  • 20 WB DW SUFFIX CASE 751D.
  • 05 24 1 QFN.
  • 24 MN S.

📥 Download Datasheet

Datasheet preview – NB100LVEP91

Datasheet Details

Part number NB100LVEP91
Manufacturer onsemi
File Size 285.02 KB
Description 2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator
Datasheet download datasheet NB100LVEP91 Datasheet
Additional preview pages of the NB100LVEP91 datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
2.5 V/3.3 V Any Level Positive Input to -2.5 V/-3.3 V LVNECL Output Translator NB100LVEP91 Description The NB100LVEP91 is a triple any level positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential LVNECL output signals (−2.5 V/−3.3 V). To accomplish the level translation the LVEP91 requires three power rails. The VCC pins should be connected to the positive power supply, and the VEE pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND.
Published: |