Datasheet4U Logo Datasheet4U.com

MC100LVEL38 - Clock Generation Chip

General Description

designed explicitly for low skew clock generation applications.

The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.

📥 Download Datasheet

Full PDF Text Transcription for MC100LVEL38 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for MC100LVEL38. For precise diagrams, and layout, please refer to the original PDF.

MC100LVEL38 3.3 V ECL ÷2, ÷4/6 Clock Generation Chip Description The MC100LVEL38 is a low skew ÷2, ÷4/6 clock generation chip designed explicitly for low skew clock gener...

View more extracted text
4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended input signal. The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
Motorola Logo MC100LVEL38 Clock Generation Chip Motorola

More Datasheets from onsemi

Part Number Description
MC100LVEL30 Triple D Flip-Flop
MC100LVEL31 3.3V ECL D Flip?Flop
MC100LVEL32 2 Divider
MC100LVEL33 Divider
MC100LVEL34 Clock Generation Chip
MC100LVEL37 Clock Fanout Buffer
MC100LVEL39 Clock Generation Chip
MC100LVEL01 4-Input OR/NOR
MC100LVEL05 2-Input Differential AND/NAND
MC100LVEL11 Low Voltage 1:2 Differential Fanout Buffer