Datasheet4U Logo Datasheet4U.com

MC100LVEL30 - Triple D Flip-Flop

General Description

differential outputs.

Data enters the master latch when the clock input is LOW and transfers to the slave upon a positive transition on the clock input.

Key Features

  • 1200 MHz Minimum Toggle Frequency.
  • 450 ps Typical Propagation Delays.
  • ESD Protection: > 2 kV Human Body Model.
  • The 100 Series Contains Temperature Compensation.
  • PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 3.8 V.
  • Internal Input 75 kW Pulldown Resistors.
  • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test.
  • Moisture Sens.

📥 Download Datasheet

Full PDF Text Transcription for MC100LVEL30 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for MC100LVEL30. For precise diagrams, and layout, please refer to the original PDF.

MC100LVEL30 3.3 V ECL Triple D Flip‐Flop with Set and Reset Description The MC100LVEL30 is a triple master-slave D flip-flop with differential outputs. Data enters the ma...

View more extracted text
master-slave D flip-flop with differential outputs. Data enters the master latch when the clock input is LOW and transfers to the slave upon a positive transition on the clock input. In addition to a common Set input individual Reset inputs are provided for each flip-flop. Both the Set and Reset inputs function asynchronous and overriding with respect to the clock inputs. Features • 1200 MHz Minimum Toggle Frequency • 450 ps Typical Propagation Delays • ESD Protection: > 2 kV Human Body Model • The 100 Series Contains Temperature Compensation. • PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V • NECL Mode Ope

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
Motorola Logo MC100LVEL30 Triple D Flip-Flop Motorola

More Datasheets from onsemi

Part Number Description
MC100LVEL31 3.3V ECL D Flip?Flop
MC100LVEL32 2 Divider
MC100LVEL33 Divider
MC100LVEL34 Clock Generation Chip
MC100LVEL37 Clock Fanout Buffer
MC100LVEL38 Clock Generation Chip
MC100LVEL39 Clock Generation Chip
MC100LVEL01 4-Input OR/NOR
MC100LVEL05 2-Input Differential AND/NAND
MC100LVEL11 Low Voltage 1:2 Differential Fanout Buffer