Datasheet4U Logo Datasheet4U.com

SSTUH32864 - 1.8 V high output drive configurable registered buffer

General Description

The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18.

The control inputs are LVCMOS.

Key Features

  • s Configurable register supporting DDR2 Registered DIMM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SST108 N-Channel JFET Switch Calogic
SST108 Switching Micross
SST108 N-Channel JFETs Vishay
SST109 N-Channel JFET Switch Calogic
SST109 Switching Micross

Other Datasheets by NXP Semiconductors

Part Number Description
SSTUH32865 1.8V 28-bit high output drive 1:2 registered buffer
SSTUH32866 1.8 V high output drive 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer
SSTU32864 1.8V confgurable registered buffer
SSTU32865 28-bit 1:2 registered buffer
SSTU32866 1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SSTUH32864 Rev. 01 — 22 April 2005 www.DataSheet4U.com 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications Product data sheet 1. General description The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The SSTUH32864 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. The C0 input controls the pinout configuration of the 1 : 2 pinout from A configuration (when LOW) to B configuration (when HIGH).