Datasheet4U Logo Datasheet4U.com

S32R372 - 32-bit CPU

Description

9 9.2 LINFlexD timing specifications39 3.2 Format 9 9.3 I2C timing 39 3.3 Fields 9 10 Debug modules40 4 General 11 10.1 JTAG/CJTAG interface timing 40 4.1 Introduction 11 10.2 Nexus Aurora debug port timing43 4.2 Absolute maximum ratings 11 11 WKPU/NMI timing specifications44 4.3 Opera

Features

  • Dual issue computation cores: Power Architecture® e200z7 32-bit CPU.
  • 1.3 MB on-chip code flash memory (FMC flash memory) with ECC.
  • 1 MB on-chip SRAM with ECC.
  • RADAR processing.
  • Signal Processing Toolbox (SPT) for RADAR signal processing acceleration.
  • Cross Triggering Engine (CTE) for precise timing generation and triggering.
  • MIPICSI2 interface to connect external RADAR RX ADCs.
  • Memory protection.
  • Each core memory p.

📥 Download Datasheet

Datasheet preview – S32R372

Datasheet Details

Part number S32R372
Manufacturer NXP
File Size 948.55 KB
Description 32-bit CPU
Datasheet download datasheet S32R372 Datasheet
Additional preview pages of the S32R372 datasheet.

📁 Similar Datasheet

  • S3205 - VOICE ROM (Mosel Vitelic)
  • S320J - Silicon Standard Recovery Diode (GeneSiC)
  • S320JR - Silicon Standard Recovery Diode (GeneSiC)
  • S320K - Silicon Standard Recovery Diode (GeneSiC)
  • S320KR - Silicon Standard Recovery Diode (GeneSiC)
  • S320M - Silicon Standard Recovery Diode (GeneSiC)
  • S320MR - Silicon Standard Recovery Diode (GeneSiC)
  • S320Q - Silicon Standard Recovery Diode (GeneSiC)
  • S320QR - Silicon Standard Recovery Diode (GeneSiC)
  • S3225A - SMD Crystal (ETC)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
NXP Semiconductors Data Sheet: Technical Data S32R372 Data Sheet Features • Dual issue computation cores: Power Architecture® e200z7 32-bit CPU • 1.
Published: |