(Sheet 1 of 3)
Features
Two Cortex®-A55 processors operating up to 1.7 GHz.
32 KB L1 Instruction Cache.
32 KB L1 Data Cache.
64 KB per-core L2 cache.
Media Processing Engine (MPE) with Arm® NeonTM technology supporting the
Advanced Single Instruction Multiple Data architecture.
Floating Point Unit (FPU) with support of the Arm® VFPv4-D16 architecture
Support of 64-bit Arm® v8.2-A architecture
256 KB cluster L3 cache
Parity/ECC protection on L1 cache,.
Full PDF Text Transcription for MIMX9352DVVXMAB (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MIMX9352DVVXMAB. For precise diagrams, and layout, please refer to the original PDF.
NXP Semiconductors Data Sheet: Technical Data Document Number: IMX93CEC Rev. 3, 12/2023 i.MX 93 Application Processors Data Sheet for Commercial Products MIMX9352DVVXMAB ...
View more extracted text
ication Processors Data Sheet for Commercial Products MIMX9352DVVXMAB MIMX9332DVVXMAB MIMX9302DVVXDAB MIMX9322DVXXMAB MIMX9312DVXXMAB MIMX9351DVVXMAB MIMX9331DVVXMAB MIMX9301DVVXDAB MIMX9321DVXXMAB MIMX9311DVXXMAB Package Information Plastic Package FCBGA 11 x 11 mm, 0.5 mm pitch FCBGA 9 x 9 mm, 0.5 mm pitch Ordering Information 1 i.MX 93 introduction See Table 2 on page 5 The i.MX 93 family represents NXP’s latest 1. i.MX 93 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 power-optimized processors for smart home, building control, contactless HMI, IoT edge, Automotive, and Industrial applications
MIMX9352DVVXMAB Datasheet
