Datasheet4U Logo Datasheet4U.com

74LVC2G32 - Dual 2-input OR gate

Description

The 74LVC2G32 provides a 2-input OR gate function.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • 5 V tolerant outputs in the Power-down mode.
  • High noise immunity.
  • 24 mA output drive (VCC = 3.0 V).
  • CMOS low power consumption.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8-B/JESD36 (2.7 V to 3.6 V).
  • Latch-up performance exceeds 250 mA.
  • Direct interface with TTL levels.
  • Inputs accept voltages up to 5 V.
  • ESD protection:.
  • HBM JESD22-A.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC2G32 DUAL 2-INPUT OR GATE Diodes
74LVC2G32 Dual 2-input OR gate nexperia
74LVC2G32-Q100 Dual 2-input OR gate nexperia
74LVC2G3157-Q100 single-pole double-throw analog switch nexperia
74LVC2G34 DUAL BUFFER Diodes

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC2G32-Q100 Dual 2-input OR gate
74LVC2G34 DUAL BUFFER GATE
74LVC2G38 Dual 2-input NAND gate
74LVC2G00 Dual 2-input NAND gate
74LVC2G00-Q100 Dual 2-input NAND gate

Full PDF Text Transcription

Click to expand full text
74LVC2G32 Dual 2-input OR gate Rev. 11 — 8 April 2013 Product data sheet 1. General description The 74LVC2G32 provides a 2-input OR gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down. 2. Features and benefits  Wide supply voltage range from 1.65 V to 5.5 V  5 V tolerant outputs in the Power-down mode  High noise immunity  24 mA output drive (VCC = 3.0 V)  CMOS low power consumption  Complies with JEDEC standard:  JESD8-7 (1.65 V to 1.95 V)  JESD8-5 (2.3 V to 2.
Published: |