Datasheet4U Logo Datasheet4U.com

SSTVN16859 - 13-bit 1:2 SSTL_2 registered buffer

Description

The SSTVN16859 is a 13-bit to 26-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V for PC1600

PC2700 applications or between 2.5 V and 2.7 V for PC3200 applications.

Features

  • Stub-series terminated logic for 2.5 V VDD (SSTL_2).
  • Designed for PC1600.
  • PC2700 (at 2.5 V) and PC3200 (at 2.6 V).

📥 Download Datasheet

Datasheet Details

Part number SSTVN16859
Manufacturer NXP Semiconductors
File Size 112.51 KB
Description 13-bit 1:2 SSTL_2 registered buffer
Datasheet download datasheet SSTVN16859 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SSTVN16857 14-Bit Register Fairchild Semiconductor
SSTV16857 14-Bit Register Fairchild Semiconductor
SSTV16857 14-bit SSTL_2 registered NXP
SSTV16859 Dual Output 13-Bit Register Fairchild Semiconductor
SSTV16859 2.5 V 13-bit to 26-bit SSTL_2 registered buffer Philips

Other Datasheets by NXP Semiconductors

Part Number Description
SSTL16857 14-bit SSTL_2 registered driver
SSTL16877 14-bit SSTL_2 registered driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS www.DataSheet4U.com SSTVN16859 13-bit 1:2 SSTL_2 registered buffer for DDR Product data sheet 2004 Jul 15 Philips Semiconductors Philips Semiconductors Product data sheet 13-bit 1:2 SSTL_2 registered buffer for DDR www.DataSheet4U.com SSTVN16859 FEATURES • Stub-series terminated logic for 2.5 V VDD (SSTL_2) • Designed for PC1600–PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications such as DDR (Double Data Rate) SDRAM and SDRAM II Memory Modules. Different from traditional SDRAM, DDR SDRAM transfers data on both clock edges (rising and falling), thus doubling the peak bus bandwidth. A DDR DRAM rated at 133 MHz will have a burst rate of 266 MHz. The device data inputs consist of different receivers.
Published: |