Datasheet4U Logo Datasheet4U.com

SSTV16859 - Dual Output 13-Bit Register

Description

The SSTV16859 is a dual output 13-bit register designed for use with 184 and 232 pin DDR-1 memory modules.

The device has a differential input clock, SSTL-2 compatible data inputs and a LVCMOS compatible RESET input.

Features

  • I Compliant with DDR-I registered module specifications I Operates at 2.5V ± 0.2V VDD I SSTL-2 compatible input structure I SSTL-2 compliant output structure I Differential SSTL-2 compatible clock inputs I Low power mode when device is reset I Industry standard 64 pin TSSOP package I Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) Ordering Code: Order Number SSTV16859G (Note 1)(Note 2) SSTV16859MTD (Note 2) Package Number BGA96A MTD64 Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SSTV16859 2.5 V 13-bit to 26-bit SSTL_2 registered buffer Philips
SSTV16857 14-bit SSTL_2 registered NXP
SSTVF16857 DDR PC1600-PC3200 14-bit SSTL_2 registered driver NXP
SSTVF16859 13-bit 1:2 SSTL_2 registered buffer NXP
SSTVN16859 13-bit 1:2 SSTL_2 registered buffer NXP Semiconductors

Other Datasheets by Fairchild (onsemi)

Part Number Description
SSTV16857 14-Bit Register
SSTVN16857 14-Bit Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SSTV16859 Dual Output 13-Bit Register with SSTL-2 Compatible I/O and Reset March 2001 Revised July 2002 SSTV16859 Dual Output 13-Bit Register with SSTL-2 Compatible I/O and Reset General Description www.DataSheet4U.com The SSTV16859 is a dual output 13-bit register designed for use with 184 and 232 pin DDR-1 memory modules. The device has a differential input clock, SSTL-2 compatible data inputs and a LVCMOS compatible RESET input. The device has been designed to meet the JEDEC DDR module register specifications. The device has been fabricated on an advanced submicron CMOS process and is designed to operate at power supplies of less than 3.6V’s. Features I Compliant with DDR-I registered module specifications I Operates at 2.5V ± 0.
Published: |